Registers

Registers - T τ su h IN 1 IN 2 IN 3 Clk Registers ✔...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
Click to edit Master subtitle style Registers Password_________________ © Copyright 2009 Daniel Tylavsky
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Because it takes time for signals to propagate through gates of a flip-flop, there is a minimum amount of time over which an input must be applied if the change in state is to be made reliably during a clocking event. Q Q S R Clock S R Registers
Background image of page 2
Defn: Set-up time - Time before a clocking event during which an input must remain within 10% of its final value for proper state transition. Defn: Hold time - Time after a clocking event during which the input must remain within 10% of its final value for proper state transition. Registers
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Which of the following signal are invalid?
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
Background image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: T τ su h IN 1 IN 2 IN 3 Clk Registers ✔ Build a 2-bit shift register. (Note the asynchronous set/reset inputs.) D Clk Q Q R S D Clk Q Q R S DI N Clock 1= 1 1 1 For this to work, what must be the relationship between delay & hold time, ? h D h D h D τ < = Registers ✔ Open “Register.cct” and verify the operation of the shift register a.k.a. serial-in/serial-out (SISO) register. ✔ Explore the performance of: – SIPO (serial-in/parallel-out) register – PIPO (parallel-in/parallel-out) register – PISO & SISO register Registers Click to edit Master subtitle style The End...
View Full Document

This note was uploaded on 10/21/2010 for the course CSE 120 taught by Professor Matar during the Spring '08 term at ASU.

Page1 / 7

Registers - T τ su h IN 1 IN 2 IN 3 Clk Registers ✔...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online