Brainless UP & Design Project

Brainless UP & Design Project - synchronize these...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
Brainless Microprocessor and Design Project Password_________________ © Copyright 2009 Daniel Tylavsky
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
μ Using ourselves as the brains, we want to use the Brainless μ P to add two numbers in memory. This requires a two step procedure: 1. Load the first operand (B) from memory into the accumulator (by passing it through the ALU.) 2. Make the second operand available to the ALU input A (from memory). Control the ALU to perform ADD then load the sum into the accumulator. Brainless P and Design Project
Background image of page 2
μ Using the function definition table you completed in Sim Lab 3, we’ll need the ALU control lines to be set in the following way: 1. Pass Through: 1 Invert ~ / X, Arith ~ Logic/ 0, Aonly ~ / = = = 2. Add: 1 Invert ~ / 0, Arith ~ Logic/ 1, Aonly = = = ~ / Now let’s see how we
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 6
Background image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: synchronize these controls with the clock signal to add two numbers. Logic/~Arith /~Invert Function 1 A(Pass Through) 1 1 1 A(Pass Through) /~A_Only=0 Logic/~Arith /~Invert Function 1 B Plus A 1 1 1 /~A_Only=1 Brainless P and Design Project μ LOAD ACC ACC to DATA BUS 3 5 1 3 /~Aonly /~Invert X Pass Through 3 1 3 3 See Notes Page Logic/~Arith 1 Brainless P and Design Project μ 3 5 1 1 5 1 /~Aonly 1 /~Invert Sum (ADD) 8 1 8 3 8 D See Notes Page Logic/~Arith ACC to Data Bus Load ACC Brainless P and Design Project μ ✔ Look over the design project problem statement. ✔ TEAMS: Complete a state diagram for the design project. Brainless P and Design Project The End...
View Full Document

{[ snackBarMessage ]}

Page1 / 7

Brainless UP & Design Project - synchronize these...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online