Quartus Tutorial 2 - Simulation

# Quartus Tutorial 2 - Simulation - Quartus Tutorial 2...

This preview shows pages 1–3. Sign up to view the full content.

Quartus Tutorial 2 – Simulation A step-by-step tutorial using Quartus II v9.0 by Gregory L. Moss Example 4-1 Tutorial * Design a combinational circuit that will indicate the majority result of 3 individuals voting. First, define the problem in a truth table (see Table 4-1) and then write the SOP expression for the truth table. We will enter this design using schematic capture in Quartus (see Fig. 4-3). A B C V 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 1 1 1 1 1 _ _ _ V = A B C + A B C + A B C + A B C Table 4-1 Truth table and SOP expression for Example 4-1 Fig. 4-3 Quartus II schematic for SOP solution to Example 4-1 * This is the second tutorial in the series and assumes that you have already reviewed Tutorial 1 and have some experience with using Quartus. This example is from Unit 4Q – Design & Simulation of Combinational Circuits in the Digital Systems Lab Manual: A Design Approach (11 th edition) by Gregory L. Moss. 1 Copyright © 2009 by Gregory L. Moss

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Quartus II Simulation Tutorial Quartus II v9.0 procedures for Example 4-1 Start a New Design Project 1. Start Quartus II. The main screen will open. Start the New Project Wizard by clicking the Create a New Project button on the Getting Started window. You can also start the New Project Wizard by double-clicking “Open New Project Wizard” in the expanded “Start Project” task folder in the “Full Design” Flow Tasks Pane. 2. The New Project Wizard: Introduction window will open. Click the Next button. 3. The Directory, Name, Top-Level Entity dialog box opens. Use the computer drive specified by your lab instructor for project storage. Type the name of the working directory, example4_1 , for this project in the dialog box. The project name, majority , should also be typed in the dialog box. The Wizard will automatically copy the project name as the top-level design entity name for this project. Each project will have one top-level design entity. A new directory (folder) should be created for each separate design project. There will be many files associated with a project and they should all be placed in the same folder. Do not use duplicate design file names in a project. Click the Next button. 4. You will be asked if the directory should be created. Click the Yes button. 5. The Add Files dialog box will open. This simple logic circuit does not have any additional design files to add to the project, so click the Next button. 6. The Family & Device Settings dialog box opens. Use the correct device information for your specific hardware in this dialog box. Select the appropriate Family in the drop-down box. Under Target device, choose “Specific device selected in ‘Available devices’ list.” Select the target device from the list of Available devices. Click Next. 7.
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 10/24/2010 for the course ECET 109 taught by Professor Tocci during the Spring '10 term at Indiana State University .

### Page1 / 25

Quartus Tutorial 2 - Simulation - Quartus Tutorial 2...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online