Quartus Tutorial 4 - HDL

Quartus Tutorial 4 - HDL - Quartus Tutorial 4 HDL A...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Quartus Tutorial 4 – HDL A step-by-step tutorial using Quartus II v9.0 by Gregory L. Moss This tutorial presents two different circuit design examples using AHDL and VHDL hardware description languages. It is assumed that you have already reviewed Tutorials 1 and 2 and have some experience with using Quartus. The solutions selected for this tutorial illustrate several language techniques that can be used to describe combinational circuit hardware. These HDL solutions are described in detail in the Lab Manual along with several other alternate solutions. You may choose to compile any of the Lab Manual HDL solutions for these tutorials. You should review both tutorial examples because they also describe some additional Quartus simulation procedures. HDL tutorial: Example 6-1* Magnitude Comparator page 2 Example 6-2* Code Converter page 14 *These examples are from Unit 6A – Combinational Circuit Design with AHDL and Unit 6V – Combinational Circuit Design with VHDL in the Digital Systems Lab Manual: A Design Approach (11 th edition) by Gregory L. Moss Copyright © 2009 by Gregory L. Moss
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Quartus II HDL Tutorial Example 6-1 Tutorial Design a comparator circuit to compare the magnitudes of two 2-bit numbers ( A1 A0 and B1 B0 ). The circuit will have three output signals: GT , LT , and EQ . GT will be high to indicate that the 2-bit A value is greater than the 2-bit B value. LT will be high if the 2-bit A value is less than the 2-bit B value. EQ will be high if the two 2-bit values are equal. The desired 3-output function is defined in a truth table shown in Table 6-1. A1 A0 B1 B0 GT LT EQ 0 0 0 0 0 0 1 0 0 0 1 0 1 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 1 0 0 1 0 0 0 1 0 1 0 0 1 0 1 1 0 0 1 0 0 1 1 1 0 1 0 1 0 0 0 1 0 0 1 0 0 1 1 0 0 1 0 1 0 0 0 1 1 0 1 1 0 1 0 1 1 0 0 1 0 0 1 1 0 1 1 0 0 1 1 1 0 1 0 0 1 1 1 1 0 0 1 Table 6-1 Truth table for example 6-1 Several different design solutions, written in AHDL and VHDL, are given in the Lab Manual. Each design solution will produce the same desired output function. Start a New Design Project 1. “Open New Project Wizard.” A new project folder (directory) will be created for each project. Enter the working directory and name for this project. The name for the project will be the same as the design filename twobit_compare . There are no additional files to add. Specify Family & Device. There are no additional tools to use. Check the New Project Wizard Summary and click the Finish button. 2 Copyright © 2009 by Gregory L. Moss
Background image of page 2
Quartus II HDL Tutorial Create a Text Design File 2. Open the “Create Design” task folder in the Tasks Pane and double-click “Create New Design File” to open the New file dialog box. Select either “AHDL File” or “VHDL File” (the choice depends on the language used in your course) under “Design Files” & click OK. 3.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 23

Quartus Tutorial 4 - HDL - Quartus Tutorial 4 HDL A...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online