Lecture 0 - EE3563 Digital Systems Design Course Overview...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EE3563 Digital Systems Design Course Overview Course Overview Design Flow Design Flow & Design Flow & Design Flow Prof. Byeong Kil Lee Department of Department of E lectrical and lectrical and C omputer omputer E ngineering ngineering ourse Overview ourse Overview Course Overview Course Overview ystem ystem igital igital esign esign System System Digital Digital Design Design s 3 lass information lass information Class information Class information Syllabus is available: @Blackboard ( http://bb.utsa.edu ) extbook Textbook Digital Systems Design Using VHDL , 2nd edition (by C. H. Roth and L. K. John) Reference books Digital System Design with VHDL, 2nd edition (by Mark Zwolinski) Digital Design, 2nd edition by Frank Vahid Office: BSE 1.528 ffice hours: /W: 1 pm r by appointment 4 Office hours: M/W: 1-3pm or by appointment ontents ontents Contents Contents L o gic Design Fundamentals Introduction to VHDL Programmable Logic Design Examples SM Charts & Microprogramming esigning with FPGAs Designing with FPGAs Floating Point Arithmetic Additional VHDL RISC Microprocessor Design for Testability dditional Design Examples 5 Additional Design Examples lass information (cont.) lass information (cont.) Class information (cont.) Class information (cont.) GRADING: (tentative) Homework & Lab assignments 25% Midterm Exams (2) 40% Final Exam 30% Class Participation, Pop quizzes, etc. 5% Attendance Policy: Attendance is required. Students are responsible for topics covered in missed classes, as well as any assignments due Academic Integrity and Collaboration: Cheating in any form will be fully prosecuted. Collaboration is allowed on homework assignments, but the submission ust be each student's own work 6 must be each student s own work. Engineering Professionalism Engineering Professionalism On-time arrival...
View Full Document

This note was uploaded on 10/27/2010 for the course EE 3563 taught by Professor Staff during the Spring '08 term at Texas San Antonio.

Page1 / 39

Lecture 0 - EE3563 Digital Systems Design Course Overview...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online