chapter-6 - Chapter Chapter 6 Registers and Counters...

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
hapter Chapter 6 Registers and Counters
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Sequential Circuits locked sequential circuits ( ± Clocked sequential circuits ( 循序 , 序向 , 順序 ) ± a group of flip-flops and combinational gates ± connected to form a feedback path Flip-flops + Combinational gates (essential) (optional)
Background image of page 2
Registers Register: ± a group of flip-flops ( 正反器 ) ates at determine how the ± gates that determine how the information is transferred into the register it register If Clear=0 A n -bit register ± n flip-flops capable of clear (reset); else ormal node; storing n bits of binary information I D A 4 4 normal node; ± 4-bit register Clock Clear
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4-bit register with parallel load Load Load’ our it register Four-bit register with parallel load Load Clock A ( t+1 ) 0 A ( t ) (no change) 1 I (load new value)
Background image of page 4
Shift Registers (1/2) ± Shift register ± a register capable of shifting its binary formation in one or both directions information in one or both directions ± Simplest shift register Fig. 6.3 Four-bit shift register
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Shift Registers (2/2) 0 1 1 0 1 0 1 1 0 (after CLK ) ± A chain of FFs in cascade Note: output value is the same if no clock comes ± All FFs receive common clock pulses that activate the shift from one stage to the next ach clock pulse shifts the contents of the register one bit ± Each clock pulse shifts the contents of the register one bit position to the right ± Serial input determines what goes into the leftmost FF during the shift ± Serial output is taken from the output of the rightmost FF.
Background image of page 6
Shifter Serial transfer vs. Parallel transfer ± Serial transfer ± Information is transferred one bit at a time ± shifts the bits out of the source register into e destination register the destination register ± Parallel transfer: ± All the bits of the register are transferred at the me time same time
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Serial transfer from reg A to reg B
Background image of page 8
Serial addition using D flip-flops 0 1 0 1 1 0 010 0 0 1 0 1 0 0 1 0 1 1 A=A+B 0 0 1 1 ? 0 0 1 1 If both A and B are 4-bit SRs, the correct result will come out after 5 cycles.
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 10
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 10/27/2010 for the course EE Electronic taught by Professor Ortiz during the Spring '10 term at The University of Texas at San Antonio- San Antonio.

Page1 / 35

chapter-6 - Chapter Chapter 6 Registers and Counters...

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online