cam vs sram

cam vs sram - A Study on Design Approaches for Network...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
A Study on Design Approaches for Network Processor Units A. N. M. Ehtesham Rafiq, M. Watheq El-Kharashi, Esam Khan, and Fayez Gebali Department of Electrical and Computer Engineering, University of Victoria, Victoria BC, Canada E-mail: {nrafiq. watheq. ekhan, fayez}@ECE.Wic.CA AbsImct-To meet the increasing demand of fast network data operation and ever-changing networking protocols, network processor units ("Us) came into existence. Different approaches for designing NPUs have emerged during the past few years. Each approach incorporates different configurations of functional units and ilata transmission techniques, thus maintaining unique features and advantages. This paper studies the characteristim and pm and cons of the Werent NPU design approaches. I. INTRODUCTION An NPU is a programmable device tailored to networking applications [11-[31. It integrates the programmability and flexibility of RISC cores with the performance of ASICs on a single chip. NPUs are configurable and scalable enough to be used in different network architectures (e.g., peer-to-peer or clientisemer architectures), for different network protocols (e.g. . fast Ethemet, token ring, etc.), at different network loca- tions (e.g., as core. access, or edge devices). and in different networks (e.g. . TCP/IP, ATM. etc.) while transmitting data at wire-speed. Packet classification, traffic policing, routing. and QoS management are some of the common major tasks, those an NPU could perform. NPU research and development is a new, rapidly growing sector of the VLSI industry for data communication. It has emerged a direct result of the growing demand for next gen- eration communication services. General purpose processors (GPPs) are not efficient enough for future communication ser- vices. GPPs are not especially designed for packet processing, and thus they cannot provide wire-speed data transmission. Based on recent works on NPUs, we summarize different NPU design issues and approaches in Section II. Then, we conclude the paper with some comments in Section IU. 11. NPU DESIGN ISSUES AND APPROACHES There are many design issues to consider and options to select from, while designing a new NPU. Configuring NPUs with different mixes of these issues and options produces NPUs with different operating characteristics. Designers of existing NPUs have enhanced their designs by considering the following common and important factors [2]- [41. A. FumtiomL Units I) Implementation: An NPU needs to include several func- tional units to process a large amount of data at wire-speed. There are three approaches for organizing an NPUs functional units: In the ASIC approach, a separate functional unit is dedicated for each individual function, which makes it easy to achieve wire-speed processing. However. this approach suffers from two main difficulties: (i) lack of flexibility and (ii) difficulty of programming since complex compilers are needed to support high-level lan- guages.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 11/02/2010 for the course EE 3193 taught by Professor Halenlee during the Spring '10 term at NYU Poly.

Page1 / 4

cam vs sram - A Study on Design Approaches for Network...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online