This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: ≈ 20 billion. Clock speed estimation: based on Fig. 1.5 in text, clock freq. in 2000 was close to 1GHz. Clock frequency doubles every 34 months. Then clock frequency in 2020 will be 1GHz * 2^(12*20 months / 34 months) ≈ 1GHz*2^7 ≈ 128GHz. 2. (Problem 1.3 in text) Sketch a transistor-level schematic for a CMOS 4-input NOR gate. VDD OUT A B C D 3. (Problem 1.6 in text) Sketch a transistor-level schematic of a CMOS 3-inpt XOR gate. You may assume you have both true and complementary versions of the inputs available. 4. Draw layout and cross-section for a PMOS transistor in an n-well process that has active, p-select, n-select, polysilicon, contact, and metal 1 masks. Include the well contact to VDD. V DD Y A well tap pMOS transistor p+ n well Y V DD n+ well tap p+...
View Full Document
This note was uploaded on 11/02/2010 for the course EE 3193 taught by Professor Halenlee during the Spring '10 term at NYU Poly.
- Spring '10