HW3-Solution

HW3-Solution - EL 5473 Introduction to VLSI Design Homework...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
EL 5473 Introduction to VLSI Design Homework Assignment 3 Due beginning of Class February 23, 2010 1. (Problem 2.21 in text) Given an expression for the output voltage for the pass transistor networks shown below. Neglect the body effect. ANSWER: (a) 0; (b) 2| Vtp |; (c) | Vtp |; (d) V DD V tn . 2. (Problem 2.22 in text) Suppose V DD =1.2V and V t =0.4V. Determine V out in the Figure below for: (a) V in =0V; (b) V in =0.6V; (c) V in =0.9V; and (d) V in =1.2V. Neglect the body effect. ANSWER: (a) 0; (b) 0.6V; (c) 0.8V; (d) 0.8V.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
3. What logic for the circuit blew? Can you create a stick transistor layout? ANSWER: ܻൌܽ·ܾ൅ܽ ·ܾ XNOR gate
Background image of page 2
4. (Problem 4.30 in text) Consider a 5 mm long, 4 λ -wide metal2 wire in a 0.6 μ m process. The sheet resistance is 0.08 / and the capacitance is C = 2 fF/ μ m. Construct a 3-segment π -model for the wire. ANSWER: 4 λ = 1.2 μ m.
Background image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 11/02/2010 for the course EE 3193 taught by Professor Halenlee during the Spring '10 term at NYU Poly.

Page1 / 3

HW3-Solution - EL 5473 Introduction to VLSI Design Homework...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online