This preview shows pages 1–3. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: Each input may present a maximum of 30 of transistor width. The output must drive a load equivalent to 500 of transistor width. Choose transistor sizes to achieve least delay and estimate this delay in . H = 500/30 = 16.7. Consider two-stage design: OR-OR-AND-INVERT + HI-skew INV. G = 2 * 5/6 = 5/3. P = 4 + 5/6 = 29/6. F = GBH = 27.8. f = F 1/2 = 5.27. D = 2 f + P = 15.4 . The inverter size is 500 * (5/6) / 5.27 = 79. 5. (Problem 6.40 in text) Sketch 2-input NAND functions using each of the following circuit techniques: a. static CMOS b. pseudo-nMOS c. dual-rail domino d. CPL e. EEPL f. DCVSPG...
View Full Document