This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: 800 ps: 150 ps borrowed through L1, 330 ps borrowed through L2, L3 misses setup time. (b) 1200 ps: no latches borrow time, no setup violations. 1000 ps: 100 ps borrowed through L2, 50 ps through L4. 800 ps: 200 ps borrowed through L2, 200 ps borrowed through L3, 350 ps borrowed through L4, 250 ps borrowed through L1, L2 then misses setup time. 3. (Problem 10.1 in text) Design an 8-bit adder. The inputs may drive no more than 30 of transistor width and the output must drive a 20/10 inverter. Simulate the adder and determine its delay. Simulation. 4. (Problem 11.3 in text) Sketch designs for a 6:64 decoder with and without pre-decoding. Comment on the pros and cons of pre-decoding. Answer: The design with pre-decoding uses 16 3-input NANDs while the design without uses 128. Both designs have the same path effort. Hence, the layout of the pre-decoded design tends to be more convenient....
View Full Document
This note was uploaded on 11/02/2010 for the course EE 3193 taught by Professor Halenlee during the Spring '10 term at NYU Poly.
- Spring '10