hw6 - output port receives at most one request, then all...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Zhou, HuanXian (ID: 0225418) HW6 EE136 Instructor: Kang Xi Question 1. In a 16x16 shared memory switch, the speed of each port is 1 Gbps. (a) Suppose the clock rate of the memory r/w is 50 MHz, find the width of the memory data bus. 2NB = bus width * frequency 2*16*1Gbps = bus width x 50 MHz Bus width = 32 Gbps / 50 MHz = 640 bits (b) If the memory has 32-bit of data bus, what is the minimum clock frequency? 2NB = bus width * frequency 2*16*1Gbps = 32 bit x frequency Min. clock frequency = 32 Gbps / 32 bit = 1 Ghz (c) If input-queue architecture is used to build the same switch, and the memory data bus has 32 bits, what is the minimum clock frequency of the memory r/w? 2*1 Gbps = 2Gbps Min. clock frequency = 2 Gbps/32 bit = 62.5 MHz Questions 2. The definition of non-blocking in an NxN switch (N input, N output) is: Consider all the input-output connection requests, if each input port sends out at most one request and each
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: output port receives at most one request, then all these connections can be established in the switch. Crossbar switching is non-blocking. Discuss if TSI (time slot interchange) architecture is non-blocking or not. TSI architecture is a non-blocking switch, because we still have an N-to-N output at the output, the only thing that TSI does is to modify the output sequence of the input. Question 3. The following architecture is a combination of TSI and crossbar, where each blue arrow is a TDM link. Discuss if it is possible to use a crossbar architecture plus multiplexers/de-multiplexers to build a switch and avoid the use of TSI? If yes, suppose each TDM link has four time slots (four user channels), draw a figure to show your design. Yes,...
View Full Document

This note was uploaded on 11/02/2010 for the course EE 136 taught by Professor Kang xi during the Spring '10 term at NYU Poly.

Page1 / 2

hw6 - output port receives at most one request, then all...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online