3 - Sources: TSR, Katz, Boriello & Vahid 1...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Sources: TSR, Katz, Boriello & Vahid 1 CSE140: Components and Design Techniques for Digital Systems Tajana Simunic Rosing Sources: Katz, Boriello & Vahid Sources: TSR, Katz, Boriello & Vahid 2 Where we are now What weve covered so far (Chap 1-5, App. A& B) Number representations Boolean algebra SOP and POS Logic minimization using K-maps Two and multi-level implementation Hazards AOI, PAL, PLA, ROM implementation Mux and Demux Adders, Multipliers and ALUs What comes next: Sequential circuits Sources: TSR, Katz, Boriello & Vahid K-maps, hazards, muxes & NOR-only 3 A D C B F(A,B,C,D)= M(2, 3, 6, 8, 9, 12, 13, 14) Sources: TSR, Katz, Boriello & Vahid Demultiplexers as general-purpose logic F1 = A'BC'D + A'B'CD + ABCD F2 = ABC'D' + ABC F3 = (A' + B' + C' + D') A B A'B'C'D' 1 A'B'C'D 2 A'B'CD' 3 A'B'CD 4 A'BC'D' 5 A'BC'D 6 A'BCD' 7 A'BCD 8 AB'C'D' 9 AB'C'D 10 AB'CD' 11 AB'CD 12 ABC'D' 13 ABC'D 14 ABCD' 15 ABCD 4:16 DEC Enable C D Sources: TSR, Katz, Boriello & Vahid PLA implementation 5 Sources: TSR, Katz, Boriello & Vahid ALU bitslice design 6 S 1 S ALU Operations-A (Twos complement of A) 1-B (Twos complement of B) 1 A-B 1 1 A+B Sources: TSR, Katz, Boriello & Vahid 7 CSE140: Components and Design Techniques for Digital Systems Latches and flip-flops Tajana Simunic Rosing Sources: Katz, Boriello & Vahid Sources: TSR, Katz, Boriello & Vahid 8 "remember" "load" "data" "stored value" Simplest circuits with feedback Sources: TSR, Katz, Boriello & Vahid 9 Flight attendant call button Flight attendant call button Press call: light turns on Stays on after button released Press cancel: light turns off Logic gate circuit to implement this? Q Call Cancel a a 3.2 Bit Storage Blue light Call button Cancel button 1. Call button pressed light turns on Bit Storage Blue light Call button Cancel button 2. Call button released light stays on Bit Storage Blue light Call button Cancel button 3. Cancel button pressed light turns off SR latch works Call=1 : sets Q to 1 and keeps at 1 Cancel=1 : resets Q to 0 R S Q Call but ton Blue light Cancel but ton Sources: TSR, Katz, Boriello & Vahid 10 What if a kid presses both call and cancel? If S=1 and R=1 at the same time and then released, Q=? Can also occur also due to different delays of different paths Q may oscillate and eventually settle to 1 or 0 due to diff. path delay R=1 S=1 t Q R=0 S=0 1 1 t Q R=0 S=0 1 1 t Q 1 1 1 1 S R Q t R S Q Call but ton Blue light Cancel but ton Sources: TSR, Katz, Boriello & Vahid 11 Theoretical R-S latch state behavior State diagram states: possible values transitions: changes based on inputs...
View Full Document

Page1 / 29

3 - Sources: TSR, Katz, Boriello & Vahid 1...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online