2 - CSE140 Components and Design Techniques for Digital...

Info iconThis preview shows pages 1–13. Sign up to view the full content.

View Full Document Right Arrow Icon
1 CSE140: Components and Design Techniques for Digital Systems Tajana Simunic Rosing
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Review: Mux/Demux Example F(A,B,C) = Π M(0,2,4)
Background image of page 2
3 Hazards Glitch – unwanted pulse on the output Circuit with a potential for a glitch has a hazard Three types: – Static-0 : output should be 0 but has a 1 glitch – Static-1 : output should be 1 but has a 0 glitch – Dynamic: transition 0->1 or 1->0 with a glitch
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Eliminating Hazards Example F(A,B,C,D)= Σ m (1,3,5,7,8,9,12,13) Test two single bit input transitions: – 1100 -> 1101 – 1100 -> 0101 A C’ D Z D 0 0 1 1 1 1 1 1 A 1 1 0 0 0 0 0 0 B C
Background image of page 4
5 CSE140: Components and Design Techniques for Digital Systems Two and Multilevel logic implementation Tajana Simunic Rosing
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Conversion to NAND/NOR gates Use De Morgan’s: – A’ + B’ = (A • B)’ – A’ • B’ = (A+B)’ Two-level NAND-NAND example:
Background image of page 6
7 Conversion between forms Example: map AND/OR network to NOR/NOR network Use De Morgan’s: – A’ + B’ = (A • B)’ – A’ • B’ = (A+B)’ A B C D Z
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 Multiple-Output Circuits Many circuits have more than one output Can give each a separate circuit, or can share gates Ex: F = ab + c’, G = ab + bc Option 1: Separate circuits Option 2: Shared gates
Background image of page 8
A B C D E F G X Multi-level logic x = A D F + A E F + B D F + B E F + C D F + C E F + G – reduced sum-of-products form – already simplified – 6 x 3-input AND gates + 1 x 7-input OR gate (that may not even exist!) – 25 wires (19 literals plus 6 internal wires) x = (A + B + C) (D + E) F + G – factored form – not written as two-level S-o-P – 1 x 3-input OR gate, 2 x 2-input OR gates, 1 x 3-input AND gate – 10 wires (7 literals plus 3 internal wires)
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10 Multiple-Output Example: BCD to 7-Segment Converter a = w’x’y’z’ + w’x’yz’ + w’x’yz + w’xy’z + w’xyz’ + w’xyz + wx’y’z’ + wx’y’z abcdefg = 1111110 0110000 1101101 a f b d g e c (b) (a) b = w’x’y’z’ + w’x’y’z + w’x’yz’ + w’x’yz + w’xy’z’ + w’xyz + wx’y’z’ + wx’y’z
Background image of page 10
11 CSE140: Components and Design Techniques for Digital Systems Regular logic implementation Tajana Simunic Rosing
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
12 + 2x2 AOI gate symbol
Background image of page 12
Image of page 13
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 11/10/2010 for the course CSE 140 taught by Professor Rosing during the Spring '06 term at UCSD.

Page1 / 40

2 - CSE140 Components and Design Techniques for Digital...

This preview shows document pages 1 - 13. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online