This preview shows pages 1–14. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: XOR is not a universal logic element, since it cannot implement NOT just using the inputs X and Y without leaving an input disconnected. 2. Here define H 1S to be the sum output and H 1C to be the carryout of the first half adder that takes inputs A and B. H 2S is the sum output and H 2C is the carryout of the second half adder that takes H 2S and C in as inputs. The output of H 2S is equivalent to S for the full adder, and OR is equivalent to C out of the full adder. 3. 4. 5. 6. 7. 8. 9....
View
Full
Document
This note was uploaded on 11/10/2010 for the course CSE 140 taught by Professor Rosing during the Spring '06 term at UCSD.
 Spring '06
 Rosing

Click to edit the document details