{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

hw3bSol - CSE 260 Digital Computers Organization and...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
- 1 - 1. (10 points) Consider the SR latch shown on page 3-18 of the lecture notes. Assume the NOR gates each have a delay of exactly 1 ns and suppose that at time 0, the latch is cleared ( Q =0) and the S and R inputs are both low. Then at time 10 ns, S and R both go high and at time 20 ns, they both go low. Draw a timing diagram showing how the outputs change in response to this. CSE 260 – Digital Computers: Organization and Logical Design Homework 3b Solutions Jon Turner S R Q Q
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
- 2 - 2. (10 points) The diagram shown below shows a negative edge-triggered D flip flop and an SR master-slave flip flop with labels added to some intermediate signals. Complete the timing diagram shown below, assuming that every gate has a delay equal to half of one time unit. Explain how the behavior of the SR flip flop is similar to the behavior of the D flip flop and how it is different. The behavior of the two flip flops is similar in the sense that the outputs of both flip flops change when
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}