hw4bSol - 1 1(10 points Write a VHDL module using a case...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: - 1 - 1. (10 points) Write a VHDL module using a case statement that is implemented by the following circuit. entity foo is port( a,b,c,d: in std_logic; p: in std_logic_vector(2 downto 0); x,y: out std_logic); end entity; architecture bar of foo is signal xx, yy: std_logic; begin process(a,b,c,d,p) begin xx <= ‘0’; yy <= ‘0’; case p is when “000” => xx <= a and b; when “010” => xx <= a or c; when “011” => yy <= d; when “100” => yy <= c xor d; when “101” => xx <= b; when “110” => yy <= b and d; when “111” => yy <= c; when others => end case; x <= xx or a; y <= yy or c or d; end process; end bar; CSE 260 – Digital Computers: Organization and Logical Design Homework 4b Solutions Jon Turner a d y x b c 3 Ö 8 decoder 2 4 6 p 3 1 3 5 7 a d y x b c 3 Ö 8 decoder 2 4 6 p 3 1 3 5 7- 2 - 2. (10 points) Show how to replace the for-loop in the VHDL module shown below with a pair of signal assignments to vectors....
View Full Document

This note was uploaded on 11/12/2010 for the course KTMT KTMT04 taught by Professor Son during the Spring '10 term at Dallas Colleges.

Page1 / 4

hw4bSol - 1 1(10 points Write a VHDL module using a case...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online