This preview shows page 1. Sign up to view the full content.
Unformatted text preview: of dIn and result to unsigned . Turn in a printout of your simulation output. Now change line 37 of calculator.vhd to read dReg <= (dReg(7 downto 5) + dIn(7 downto 5)) & (dReg(4 downto 0) + dIn(4 downto 0)); Expand the view of result so that you can see every bit, and print the resulting output. Mark on your output the first place where the new simulation differs from the original, identify the bits that are different and explain why theyre different. CSE 260 Digital Computers: Organization and Logical Design Homework 5 Jon Turner Due 1/31/2008...
View Full Document
- Spring '10