hw6cSol - 1 1(15 points Write a VHDL module that implements...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: - 1 - 1. (15 points) Write a VHDL module that implements a serial in-range circuit. This is a circuit that determines if an input value x is numerically in between two other input values a and b . All three of the data inputs are input to the circuit one bit at a time with the most- significant-bit first. The circuit has a single output value called inRange which should be high, if the portion of x that has been seen so far is numerically in between the portion of a and b that has been seen so far. Note that a may be less than, greater than or equal to b . So for example, if the stream of input bits for a is 1001 0101 (with least significant bit first), b is 1000 0101 and x is 1001 0110 then inRange will be 1111 1100. Your circuit should also have a reset input and when reset is high, inRange should be low. The first output bit should appear just after the first rising clock edge after reset drops, with subsequent bits on every successive clock tick. Start by writing down the state transition diagram for your circuit....
View Full Document

This note was uploaded on 11/12/2010 for the course KTMT KTMT04 taught by Professor Son during the Spring '10 term at Dallas Colleges.

Page1 / 4

hw6cSol - 1 1(15 points Write a VHDL module that implements...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online