hw3 - Write a testbench that demonstrates the operation of...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
- 1 - 1. (20 points) Write a complete VHDL specification for a modified version of the calculator module described in the lecture notes. In this version, the clear, load and add inputs are replaced with a three bit operation signal. The calculator should respond to the operation operation specified action 000 do nothing 001 clear the data register 010 load the data register from dIn 011 negate the value in the data register 100 add dIn to the value in the data register 101 subtract dIn from the value in the data register 110 store the value in the data register to a separate memory register 111 transfer the value in the memory register to the data register Use a case statement in your VHDL module, instead of an if-then-else.
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Write a testbench that demonstrates the operation of your VHDL module. Make sure that you testbench causes every operation to be performed at least once. Think about how you might implement this version of the calculator on the S3 board. How would you use the switches and buttons to control the calculator inputs? Note that you still need to be able to control the data input to the calculator and the value that is displayed on the LEDs. Try to find a way of using the available controls that still makes the calculator reasonably easy to use. CSE 260 – Digital Computers: Organization and Logical Design Homework 3 Jon Turner Due 9/16/2010...
View Full Document

This note was uploaded on 11/12/2010 for the course KTMT KTMT04 taught by Professor Son during the Spring '10 term at Dallas Colleges.

Ask a homework question - tutors are online