hw10 - During what time period relative to a rising clock...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
- 1 - 1. (20 points) Consider the circuit shown below. Assume that the circuit elements have the following timing characteristics. gate delays can vary from 0.5 ns to 2 flip flop propagation delays can vary from 1.5 ns to 4 ns setup time: 1 ns hold time: 0.5 ns maximum clock skew: 0.5 ns Explain why this circuit is not subject to hold time violations. By how much could the clock skew increase without creating the possibility of hold time violations? What is the maximum safe operating frequency for this circuit?
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: During what time period relative to a rising clock edge must the inputs A and B be stable? During what time period relative to a rising clock edge is it possible for output X to change? CSE 260 Digital Computers: Organization and Logical Design Homework 10 Jon Turner 11/18/2010 - 2 - If the output X is connected to the A input of a second copy of the same circuit, what is the maximum safe operating frequency for the combination of the two circuits?...
View Full Document

Page1 / 2

hw10 - During what time period relative to a rising clock...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online