This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: register: Two-Bit Shift Register : t s S 1 , S B, A RIN, LIN t h S 1 , S B, A RIN, LIN CLR Q CLK Q f MAX (c) By inspecting the results of Part (a), give the equations for D A , D B , D C , D D for a 4-bit version, that is for the 74LS194. 2 3. Problem 7.60. 4. Using a 74LS194, design a sequence generator which cycles through the following sequence (top to bottom and back again): 1100 0110 1101 1011 0111 0011 0001 0000 1000 Have all unused states reset to 0000 (synchronously)....
View Full Document
This note was uploaded on 11/15/2010 for the course ECE 561 taught by Professor Orin,d during the Spring '08 term at Ohio State.
- Spring '08