hw4-Sp2010

Hw4-Sp2010 - 74x49 and the logic as implemented by the circuit diagram given in class for segments a b c d e f and g 2 Write a VHDL program for the

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
1 ECE561: Digital Circuit Design Sp 2010 Homework #4 For the following problems, you should use the VHDL editor in Xilinx to verify the correctness of your syntax for each of the VHDL programs. Include the Xilinx printout of each VHDL program in your homework results. 1. Problem 6.48. Start with the VHDL program (instead of Verilog) given in class for
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 74x49, and the logic as implemented by the circuit diagram given in class for segments a, b, c, d, e, f, and g. 2. Write a VHDL program for the state machine described in Problem 7.44. Note that you should use the state diagram given in the solution for Problem 1 of Homework #3. 3. Problem 8.40 (write VHDL program only)....
View Full Document

This note was uploaded on 11/15/2010 for the course ECE 561 taught by Professor Orin,d during the Spring '08 term at Ohio State.

Ask a homework question - tutors are online