Lecture15-04302010

Lecture15-04302010 - Flip Flip-flops and State Machines in...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
lip ops and State Machines in Flip-flops and State Machines in VHDL ead: 8.2.7, 8.4.6 Read: 8.2.7, 8.4.6
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
HDL behavioral model of an VHDL behavioral model of an ge- iggered D flip- op edge triggered D flip flop • Use “event” attribute (built into VHDL) – SIG’event is true if change of SIG value, lse if no change of SIG value DQ false if no change of SIG value – How to describe rising edge?
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4x74 ke D flip op with preset 74x74-like D flip-flop with preset d clear and clear LR L CLR CLR_L synchronous CLR D Q QQ N Asynchronous CLR and PR PR PR_L Why not Q_L?
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
State Machines in VHDL Design a clocked synchronous state machine with two inputs, A and B ,
Background image of page 6
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 8
Background image of page 9
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 11/15/2010 for the course ECE 561 taught by Professor Orin,d during the Spring '08 term at Ohio State.

Page1 / 9

Lecture15-04302010 - Flip Flip-flops and State Machines in...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online