{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Lecture15-04302010

Lecture15-04302010 - Flip Flip-flops and State Machines in...

Info icon This preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
Flip flops and State Machines in Flip-flops and State Machines in VHDL Read: 8.2.7, 8.4.6
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
VHDL behavioral model of an VHDL behavioral model of an edge-triggered D flip-flop edge triggered D flip flop Use “event” attribute (built into VHDL) SIG’event is true if change of SIG value, false if no change of SIG value D Q How to describe rising edge?
Image of page 2
Image of page 3

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
74x74 like D flip flop with preset 74x74-like D flip-flop with preset and clear CLR L D Q CLR CLR_L Asynchronous CLR Q QN Asynchronous CLR and PR PR PR_L Why not Q_L?
Image of page 4
Image of page 5

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon