{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Electronic Labs_85

Electronic Labs_85 - Dual Gating Functions Symbolic...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Dual Gating Functions, Symbolic Notation and Practical Gate Applications 4-7 m 6. In Fig. 4—5 the NAND gate output indicated AB_C5 means: """"""""""""""""""""""""""""""""""""""""""""""""""""""""""" 21. Input A + P: + C + IS will result in a """"""""""""""""""""""""""""""""""""""""""""" LO output. b. Inputs A-E-C-fi will result in a LO """"""""""""""""""""""""""""""""""""""""" output. c. Inputs A-‘B'.c-”15 will result in a H] output. d. Inputs K-B-‘G-D will result in :1 Lo ‘ output. Optional Test Exercise _______________________________________________________________________________ 1. Redraw the circuit of Fig. 4—4 to give the same results but eliminate at least one in— verter. Hint: Invert the D input. Verify your results. Notes ...
View Full Document

{[ snackBarMessage ]}