sample_exam1 - 1 VLSI Design J. Abraham Spring 2006 EXAM. I...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 VLSI Design J. Abraham Spring 2006 EXAM. I March 1, 2006 Name: Student, A Open Book, Open Notes. Time Limit: 75 minutes (pace yourself). Check for 5 pages in exam. Write all your answers in the spaces/boxes provided. Show any calculations in these pages using the back of the pages if needed. State clearly any assumptions made. PROBLEM MAX POINTS 1 15 2 20 3 20 4 25 5 20 TOTAL 100 1. (15 points) Size the transistors in the circuit below so that it has the same drive strength, in the worst case, as an inverter that has PW = 3 and NW = 2. Use the smallest widths possible to achieve this ratio. Write down the size next to each transistor. b a c d d b a c 2 2. (20 points) Find the voltages at each of the nodes, A, B, C, D, E and F below. Use the following circuit parameters: V dd = 5 V , V tn = 0 . 5 V , | V tp | = 1 . 5 V . A B C F E D Vdd Vdd Vdd Vdd A = B = C = D = E = F = 3 3. (20 points) Use the Elmore delay approximation to find the worst-case fall delay at output F for the following circuit. The gate sizes of the transistors are shown in the figure.for the following circuit....
View Full Document

Page1 / 5

sample_exam1 - 1 VLSI Design J. Abraham Spring 2006 EXAM. I...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online