This preview shows pages 1–6. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: Fig. 1, which shows the signal values with 1 ns resolution. Figure 3: Circuit and Timing Diagram for Question 3 Solution McGill University Department of Electrical and Computer Engineering Course: ECSE 323 Digital Systems Design Fall 2010 ASSIGNMENT #6 Friday Oct. 15, 2010 TOPIC: Sequential Circuits Question 1 (problem 7.8 pp. 477) 35 points Show how a JK flipflop can be constructed using a T flipflop and other logic. Solution Question 2 (problem 8.1 pp. 578) 30 points An FSM is defined by the stateassigned table in Fig. 1. Derive the nextstate equations that realizes this FSM using D flipflops. Figure 4: Stateassigned Table for Question 2 Solution Question 3 (problem 8.7 pp. 577) 35 points Derive the nextstate equations, that implement the state tables in Fig. 1. Figure 5: State Table for Question 3 Solution...
View
Full
Document
This note was uploaded on 11/22/2010 for the course ECSE ECSE 322 taught by Professor Lowther during the Winter '04 term at McGill.
 Winter '04
 Lowther

Click to edit the document details