Lect12 - 2 - Does Not Work with Single Throw Switch S-R...

Info iconThis preview shows pages 1–29. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 316 - Digital Logic Design Lecture 12 Nur A. Touba University of Texas at Austin
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
UNIT 11 Latches and Flip-Flops Sequential circuits depend on present and past inputs Need memory Memory devices with two states Flip-Flop Responds to changes in clock input Latch No clock input Responds to changes in data input
Background image of page 2
FEEDBACK Feedback Needed for sequential circuits
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
FEEDBACK Two Stable States
Background image of page 4
SET-RESET LATCH
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
SET-RESET LATCH Cross-Coupled Form
Background image of page 6
TIMING DIAGRAM FOR S-R LATCH Input Pulse on S (or R) Needs to be at least ε for gate output to change and latch to change state
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
S-R LATCH Present State Q(t) or Q Q output when input signal changes Next State Q(t+ ε ) or Q + Q output after reacting to input change Q+ = R’S + R’Q P = S’Q’ (Same as Q’ except when S=R=1)
Background image of page 8
S-R LATCH
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
DEBOUNCING WITH S-R LATCH Assumes a Double Throw Switch
Background image of page 10
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 12
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 14
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 16
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 18
Background image of page 19

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 20
Background image of page 21

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 22
Background image of page 23

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 24
Background image of page 25

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 26
Background image of page 27

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 28
Background image of page 29
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Does Not Work with Single Throw Switch S-R LATCH GATED D LATCH GATED D LATCH Characteristic Equation EDGE-TRIGGERED D FLIP-FLOP TIMING FOR D FLIP-FLOP Falling-Edge Triggered D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP S-R FLIP-FLOP Operation summary: S = R = 0 no state change S = 1, R = 0 set Q to 1 (after active Ck edge) S = 0, R = 1 reset Q to 0 (after active Ck edge) S = R = 1 not allowed S-R FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP T FLIP-FLOP Q+ = T'Q + TQ' = Q T T FLIP-FLOP D-FF WITH CLEAR AND PRESET D-FF WITH CLEAR AND PRESET Asynchronous Clear and Preset GATING CLOCK FLIP-FLOP VERSUS LATCH Characteristic Equation For Latch Q+ is state of latch short time after input change For Flip-Flop Q+ is state of flip-flop short time after active clock edge...
View Full Document

Page1 / 29

Lect12 - 2 - Does Not Work with Single Throw Switch S-R...

This preview shows document pages 1 - 29. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online