Lect14 - 3 - EE 316 - Digital Logic Design Lecture 14 Nur...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 316 - Digital Logic Design Lecture 14 Nur A. Touba University of Texas at Austin
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
UNIT 13 Analysis of Clocked Sequential Circuits Construct State Graph/Table Study Timing Relationships
Background image of page 2
SEQUENTIAL PARITY CHECKER Parity for Error Detection Extra Bit Added to Make Number of 1’s in Word Always Odd (Odd Parity)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
SEQUENTIAL PARITY CHECKER Check if Number of 1’s Received is Odd
Background image of page 4
SEQUENTIAL PARITY CHECKER
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ANALYSIS BY SIGNAL TRACING Assume an Initial State of FFs All FFs Reset to 0 unless otherwise specified For First Input in Sequence Determine Circuit Output(s) and FF Inputs Determine New Set of FF States after Clock Edge Determine Output(s) Corresponding to New States Repeat for Each Input in Given Sequence
Background image of page 6
TWO TYPES OF CIRCUITS Moore Machine Output Associated with State Mealy Machine Output Associated with Input and State Arrow Between States
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
MOORE EXAMPLE Input Sequence: X = 01101 Initial State: A=B=0
Background image of page 8
MOORE EXAMPLE Timing Diagram
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
MEALY EXAMPLE Input Sequence: X = 10101 Initial State: A=B=0
Background image of page 10
MEALY EXAMPLE Timing Diagram
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 12
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 11/30/2010 for the course EE 316 taught by Professor Brown during the Fall '08 term at University of Texas at Austin.

Page1 / 27

Lect14 - 3 - EE 316 - Digital Logic Design Lecture 14 Nur...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online