{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Lect15 - 3

# Lect15 - 3 - EE 316 Digital Logic Design Lecture 15 Nur A...

This preview shows pages 1–11. Sign up to view the full content.

EE 316 - Digital Logic Design Lecture 15 Nur A. Touba University of Texas at Austin

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
UNIT 14 Derivation of State Tables Design of Sequential Circuits from Problem Statement Specifies desired relationship between input and output sequences First Step to Construct State Table/Graph
MEALY SEQUENCE DETECTOR Design Mealy Circuit Detect whenever input sequence 101 occurs Z=1 coincident with last 1 Circuit does not reset when 1 output occurs X= 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 0 Z= 0 0 0 0 0 1 0 0 0 0 0 1 0 1 0 0

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
MEALY SEQUENCE DETECTOR Sequence to be detected - 101 Circuit does not reset when 1 output occurs The last 1 in 101 can be first 1 for next 101
MEALY SEQUENCE DETECTOR

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
MEALY SEQUENCE DETECTOR
MEALY SEQUENCE DETECTOR Circuit Diagram

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
MOORE SEQUENCE DETECTOR Sequence to be detected - 101 Circuit does not reset when 1 output occurs The last 1 in 101 can be first 1 for next 101
MOORE SEQUENCE DETECTOR

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
MEALY MORE COMPLEX DETECTOR
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}