# Lect17 - 3 - EE 316 - Digital Logic Design Lecture 17 Nur...

This preview shows pages 1–12. Sign up to view the full content.

EE 316 - Digital Logic Design Lecture 17 Nur A. Touba University of Texas at Austin

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
UNIT 16 Summary of Sequential Design Procedure Design Example Implementation using ROM, PLA, CPLD, FPGA CAD Tools
SUMMARY OF DESIGN PROCEDURE Steps for Design of Sequential Circuit Given problem, derive State Table Usually easiest to do State Graph first Reduce to minimum number of states Do State Assignment Form Transition Table Plot Next-State K-maps Derive FF input equations and output functions Realize with Gates Check Design by Signal Tracing, Computer Simulation, or Laboratory Testing

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
BCD TO EXCESS-3 CODE CONVERTER Design Mealy Circuit to Convert BCD to Excess-3 Adds 3 to BCD Digit (range 0-9) Serial Input and Output with LSB first
BCD TO EXCESS-3 CODE CONVERTER

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
BCD TO EXCESS-3 CODE CONVERTER
BCD TO EXCESS-3 CODE CONVERTER Reduced State Table

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
BCD TO EXCESS-3 CODE CONVERTER
BCD TO EXCESS-3 CODE CONVERTER

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
BCD TO EXCESS-3 CODE CONVERTER
DESIGN OF ITERATIVE CIRCUITS Iterative Circuit Number of Identical Cells Interconnected together Good when same operation performed on all bits

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 11/30/2010 for the course EE 316 taught by Professor Brown during the Fall '08 term at University of Texas at Austin.

### Page1 / 42

Lect17 - 3 - EE 316 - Digital Logic Design Lecture 17 Nur...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online