{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

ex2_sol_s10 - EEL 4744C — Dr Gugel Last Name léa ’...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 6
Background image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EEL. 4744C — Dr. Gugel Last Name léa ’ First Name m Fall 2010 Exam#2 UFlD# (26$ '4 VWWl a WWW! - Open book and open notes, 90-minute examination to be done in pencil. - No electronic devices are permitted. 0 All work and solutions are to be written on the exam where appropriate. Point System (for instructor and TA use only) Page 2 22 points “Pm/ll PW“ Page 3 26 points 52 A Ml Ftp Page 4 18 points W A Veil/{3° Page 5 14 points A Magi/W Page 6 12 points I‘ll/6:! w. Page 7 6 points Aida/[N ‘: TOTAL 00 out of 100 l l Grade Review information: (NOTE: deadline of request for grade review is the day the exam is returned.) 1. A student has taken the 15 MHz crystal off their board and replaced it with a 25 MHz crystal to increase e processing speed of the DSP. Assuming that pre-scale register has been set to 4 for Timer 1, what should the period egister value [[9 be set to for a 0.1 sec interrupt period? Show the value as a decimal number. (4 pt.) Show all calculations below. \0 s . 5 silk : IZ5XIO H% 723mm <4- 1} éC'llC’égaq‘wD . ‘ "‘ 1‘ w , .\ ' W R (gait: ’126 [or .1 a - . /’ ”Wm \ [/3me 3 2. Name two types of volatile memory. (2 pt.) [\I- l .m/ i Mk1 3. A new DSP has been released from TI called the TM8320C28336. It is essentially the same DSP except that no i TSET and TCLR instructions are available. Write the code below to set only Bit5 high in TIMER1TCR and Bit15 low in this register. i.e. write code to perform TSET @TIMER1TCR,#5 and TCLR @TIMER1TCR,#15 using some other available DSP instructions. The shortest working code will receive the most points. (6 pts.) 1 l TlMER1TCR .SET 0xococ l MOV DP,0xCOO>>6 i W M (43 lime/72K is OK HL fiaXOOZD (in iiw__________ 6‘ M) HL data 7,947; W3 Mov [MEK ale 2‘) L 4. A student would like to build a new DSP board that contains a 16 bit input port and a 16 bit output port. If —CSG and RI- W are only used in the decode circuitry for the new external l/O port, how many images of the port will exist in the DSP memory map? (2 p; mug 53 I 00000 " / FFFFF 2209“)“ 5 Similarly, the student would like to add a 256Kx16 SRAM in Zone 7. if —CS7 is directly connected to the chip enable of the 256Kx16 SRAM, how many images of the SRAM will exist in the memory map? (2 pt.) What is the highest image (address ange) of the 256Kx16 SRAM in the DSP’s memory map? (4pt.) ”XX XVX XXXX xxxX XXXy 42C @000 ’ ZFF/CFF 5. Whatis the purpose ofaddingwaitstates to busc cle? 2pt.) ’_ 5/ 0 we? 74» 55:]: sfioét (but 43“ l l l Page 2 Page Score = \§t"t\z. CV‘AVC/ Lk, 6 A student has connected a weight sensor to a bird feeder such when the weight exceeds a preset value, the sensor outputs a TTL low signal. This signal Is then connected to the pin that corresponds to Interrupt #7 on the DSP When the sensor triggers and the interrupt fires, the student wants to toggle GPIOO low-high-low to trigger a camera that is attached to this pin. The student then wants to wait at least two hours before taking another picture. Use interrupt #7 ‘ to toggle GPIOO and then poll Timer2 to wait at least 2 hours before exiting the interrupt routine and allowing another interrupt to possibly fire. Assume the label name for the interrupt handler is INT7_ISR. Write the code below to initialize/enable and properly vector Interrupt #7. Assume a]! interrupt vectors will be placed in low memory. (7 pts.) iNTQn—VECT ,gg'Jr 0251-7 cm; \rmp New. figfig ,# \NT'},\IEC\‘ HoV XXngQ—H— fl: lNTti' {ESQ View xxxto #\NT3~_$S $>“o_ ML“ (.1.ch iNTH Write the code below to set up the proper 2 hour timing interval for Timer2. (4 pt.) MM“ “Rest 52 TWU ZTUL, #l‘t l I Write the code to create the interrupt handler to toggle GPIOO and wait/poll the two hour interval. (15 pt.) |NT7_ISR: How M fiéegg "\EC‘Y etxwum sets Hov @Cngoccua #ofli kg .\~ E+\fl:ZILQ.¢4=LVj MN e erg ToegLEI £05“ __—EL\~E_-_______ ,1 hex» bPIllLL-‘rwogc _11_9~_EL_____. ‘Tseft @T‘WZTUL, 44kg “Rx/f:- e Twwz: ZTCVL, 2H “-l Test 319;; kL, @T\fl£-Z.TCK BUB A'L, #Oxgfl U’W M, I fi0x800c> I}; "Te/33V) NEQ _.IW._N____.__...’..___.__.._.KMH__~_.__..W_._,_...V, ., A Page 3 Page Score = 7. For the HO Port described in problem #4, show the devices required to create the input and output port and decode circuitry assuming it will be placed entirely in a CPLD. However this time, assume that only one image of the I/O port will exist in the memory map and use the simplest devices available in the CPLD to implement the decode circuitry. Use dot dot dot and bus notation to simplify your drawing below. (6 pt.) D3? 8. For the memory block described in problem #4, assume that you have a 256Kx16 SRAM available and that one image of the device will be placed in the DSP’s memory map starting at 250000 Hex. Show the SRAM connections and decode circKuitry below.l (6 pt.) XXXS-a‘ KXXX ZSW’ZE FF‘F? (”7 06m 0 ‘0' xx 169W DFFFF ’ 243K 00 l0 '0 H )q J;:;’;;X 7350000” 23FFFF XX 0.“; col 0 $30000; xxx» )x xxxy‘XX’Cx } 34,904 KYXX 33$ 9. Given the following current specifications, answer the questions below. 74FCTxx Devices 74ABTxx Devices . l1 . m LLB Max fl 0 MI ,_ Iyp Max lOH -33mA -35mA - .. A / —30mA -32mA IIH 90uA 100uA w it“ 75uA 79uA 83uA IOL 38mA 40mA 42mA j 6V ( 30mA ) 32mA 34mA IIL -110uA -120uA ’ @ / H . , . " .—. Q A lb , % [w What are the worse case input current MES-Pr the 74ABTxx family? (2 pt.) '7’ (L How many FCT devices carflgafi-tached to the output of one ABT device? 2 3 O (4 pt.) Page 4 1’0}, 6 2M ’ 233 L 10., :50 Mp, Page Score = . / \% flirt? ”OM IIL 130M” i l l i i l l l l l l l i 10. Given the following uP timing diagram & SRAM Specifications, answer the questions that follow. Microprocessor (uP) Read /Write Cycle Timing Diagram uP R/-W uP A19z0 uP -DS D15:O (read/write) T1 = Read/Write True to Valid Addr, 35 nsec Read Data Setup = 10 nsec T2 = Valid Addr to —DS True, 35 nsec Read Data Hold = 7 nsec T3 = -DS True to —DS False, 55 nsec Write Data Setup = 15 T4 = ~DS False to next R/-W cycle, 20 nsec Write Data Hold = 10 Write SRAM Specifications (min/max nsec): Read SRAM Specifications (min/max nsec): Rl-W TrueNalid Addr to —CE True = 15/* Rl-W TrueNalid Address to -CE True = 15/* -CE Width = 15/* -CE Width = 15/* M ~OE = don’t care -OE Width = 15/* wor‘v‘l Data Setup time = 5/* Hold time After —OE or —CE False @10 Hold time = 2/* Memory Access Time (—OE AND —C True) = 2 * indicates no maximum requirement merge CW Assume —OE is tied to round and —CE is obtained from a CPLD for the followin uestions: What is the CPLD propagation delay (tcpld) range that will meet the uP & SRAM WRITE timing specifications. (6 pt.) (6’ 3 {apes 20 What is the CPLD propagation delay (tepid) range that will meet the uP & SRAM READ timing specifications. (6 pt.) > ' > 27/ / f chD , 2 What is the CPLD propagation delay (tcpw) range required to interface the SRAM for both Read & Write timing? (1 pt.) Y Z {of up 2 2/ What uP timing spec (T1-T4) meets the SRAM requirement that R/-W TrueNalid Addr to --CE True = 15/*? (1 pt.) 1" *{Z/ or (“IN/733% Page 5 Page Score = l 5 11. We now would like to interface an LCD with the following timing diagram to the microprocessor described on the previous page (problem #10). Ultra Slow Inexpensive LCD Power/GND Not Shown LCD Read/Write Timing Diagram (min /max nsec) % R/-W RS " lndicates no maximum requirement Note1: The LCD can be placed anywhere in the uP memory map and that any number of images of the LCD in the memory map is acceptable. Note2: It will be necessary to both/write/readntojfr‘gm the LCD. i.e. We would like to write and read to/from the command and data registers. Show the-circuitry below required‘to-xinterface this LCD. Label all your /slgnalsa"fid”376u may use any e nic parts a/vailalfe. (12 pt.) \ , _ Page Score=/,/‘“ Assuming that the LCD has already been properly initialized, write the code to send out a ‘7’ to the LCD. Assume that the uP has the same assembly instruction set as our DSP. When writing the code, make sure that you take into account the timing diagrams for the uP (page 5) and LCD (page 6). Assume all MOV instructions (regardless of addressing mode) take two memory cycles to execute. (6 pt.) Page 7 Page Score = ...
View Full Document

{[ snackBarMessage ]}