This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: out ,End 4.5 Write concrete RTN steps and control sequences for the not instruction implemented in the 1-bus microarchitecture. Solution The abstract RNT for the not instruction is found on page 63 of the text. not(:= op = 24) R [ ra ] R [ rc ] : Step Concrete RTN Control Sequence T0-T2 Instruction etch T3 C R[rc] Grc,R out ,C in ,NOT T4 R[ra] C Gra,R in ,C out ,End 1 4.8 Using Table 4.6 to 4.11, develop as much as you can of the control signals MD out , C in , and LD. Show both the Boolean equations and the gate-level designs. Solution Assume that LD in the question is the same as Ld in Table 4.10. MD out = T2 + T7 ld C in = T0 + T4 (add + addi + ld) + (T5 + T6 (n n =0)) shr LD = T3 shr + T4 shr (n=0) T0 T2 T3 T4 T5 T6 T7 ld add ld addi n=0 shr out MD in C Ld 2...
View Full Document
This note was uploaded on 11/25/2010 for the course ECE 525.412 taught by Professor Charlesb.cameron during the Spring '10 term at Johns Hopkins.
- Spring '10
- Computer Architecture