SRC_3-BusSchematic

SRC_3-BusSchematic - 4-52 Chapter 4—Processor Design Fig 4.16 The 3-Bus SRC Design C 32 general purpose registers 0 R0 A bus B R31 IR PC MA

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 4-52 Chapter 4—Processor Design Fig 4.16 The 3-Bus SRC Design C bus 32 31 32 general purpose registers 0 R0 A bus B bus 32 32 R31 IR PC MA Memory bus MD • A-bus is ALU operand 1, B-bus is ALU operand 2, and C-bus is ALU output • Note MA input connected to the B-bus A ALU C B Computer Systems Design and Architecture by V. Heuring and H. Jordan © 1997 V. Heuring and H. Jordan ...
View Full Document

This note was uploaded on 11/25/2010 for the course ECE 525.412 taught by Professor Charlesb.cameron during the Spring '10 term at Johns Hopkins.

Ask a homework question - tutors are online