wang第8章可编程é€&r

Wang第8章可编程é€&r

Info iconThis preview shows pages 1–16. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 12/03/10 1 2 8 & 12/03/10 2 2 8.1 &&& & 8.2 M * GAL 8.3 &&& & CPLD 8.4 M *& FPGA 8.5FPGA CPLD M * & 12/03/10 3 8.1 &&&& 8.1.1 PLD && 8.1.2 PLD l 8.1.3 PLD l l Programmable Logic Devices PLD 12/03/10 4 8.1.1 PLD && 1. &&&& SPLD 2. &&&& CPLD 3. &&&& FPGA / GAL16V8 A GAL16V8 . EEPROM . L . XC9500 A MAX7000 A ispLSI1000/2000/3000 L XC4000 A Cyclone II A XFPGA A 12/03/10 5 8.1.2 PLD & 1. 2. 3. 4. 5. 6. HDL A A . A A A A 12/03/10 6 8.1.2 PLD & 1. & HDL 2. X 3. L 12/03/10 7 8.1.2 PLD X & T 4. S 5 5. 6. 12/03/10 8 8.1.3 PLD x a & 1. (a) A (b) (c) . 12/03/10 9 8.1.3 PLD & 2. & PLD ) , , ( = C B A F (a) A A B B C C (b) . P 1 P 2 P 3 3 2 1 3 2 1 ) , , ( P P P P P P F + + = 12/03/10 10 8.1.3 PLD & 3. PLD & A A A 12/03/10 11 2 8.1 &&& & 8.2 * GAL 8.3 &&& & CPLD 8.4 *& FPGA 8.5FPGA CPLD * & 12/03/10 12 8.2 & GAL 8.2.1GAL L 8.2.2GAL 12/03/10 13 8.2.1GAL &&&&&& 1. GAL && & GAL A * & A * & o*& L A 3 * & (1) GAL16V8 a.8 . 8 . 8 b.8 c.88 d.1 OLMC A CLK A e.8 A OLMC E 3 A 16 8 . 12/03/10 14 8.2.1GAL &&&&&& 1. GAL && & 82 SYN A 1 * & AC0 A 1 * & AC1(n) A 8 . & XOR(n) A 8 . & PTD A 64 & 12/03/10 15 8.2.1GAL &&&&&& & 1. GAL && & (2) OLMC ....
View Full Document

Page1 / 47

Wang第8章可编程é€&r

This preview shows document pages 1 - 16. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online