HWSOL1

HWSOL1 - POS(X Y(X’ Z’ W(X’ Y’ Z’ BC 5(a P should...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
2. (a) 2. (B) Two approaches: (1) Use the following circuits for implementation of AND/OR gates:
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
(2) Read the pass transistor logic design at: http://www.engr.newpaltz.edu/~damu/fall_2008/lecture_low_pwr/ch5_pass%20tr ans_comb_vlsi_course.pdf or a similar resource: 3. A 0 1 00 d 0 01 1 1 11 0 d 10 d d F(A,B,C) = B’C Assuming all don’t cares to be zero, gives the minimal function. 4. SOP: X’Y+XY’W+XZ’
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: POS: (X+Y)(X’+Z’+W)(X’+Y’+Z’) BC 5. (a) P should cover all minterms in T1 and T2: Pmin= Σ (0,1,2,3,4,5,6,7,11,15) (b) T1 should not have the common minterms of Pmin and T2: T2 should not have the common minterms of Pmin and T1: (c) P must have common minterms of T1 and T2 , so PMax = Σ (3,7,11,15) (d) It is not possible due to conflict that will be generated by using OR and AND gate. 1....
View Full Document

This note was uploaded on 12/04/2010 for the course ECE 134 taught by Professor York during the Fall '08 term at UCSB.

Page1 / 4

HWSOL1 - POS(X Y(X’ Z’ W(X’ Y’ Z’ BC 5(a P should...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online