07 - Chapter 7 Basic Concepts of Broadband Communication...

Info iconThis preview shows pages 1–18. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Chapter 7 Basic Concepts of Broadband Communication Networks
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Outline Synchronous Transfer Mode (STM) Historical Perspective of ATM Delays in ATM network Cell Networking, Virtual Channels, Virtual Paths. ATM Layer, Adaptation Layer and Service Class Transmission Interface ATM Cell Format
Background image of page 2
3 Transport Rate hierarchy 64 kbps (basic rate for voice communication) DS-1 rate (1.5 Mbps, 24 basic data rate, the carrier system is called the T-1 link) DS-3 rate (45 Mbps, 28 DS-1 signals) The STM switches are designed to switch at one of the basic rates. What is the difference between switching at DS-1 rate and at DS-3 rate?
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 DS-1 DS-1 DS-1 DS-1 DS-1 DS-1 Switching at DS-1 rate TDM Channels in DS-1, if any, are not demultiplexed.
Background image of page 4
5 DS-0 Channels must be taken apart. DS-1 DS-1 Switching at DS-0 rate
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 DS-0 Switch TSI TSI TSI 1 2 3 TSI TSI TSI DS-1 line (1,3) (3,2) Time slot DS-1 frame Frame boundary ( i , j ) : The time slot is destined for time slot j of output i . Fig. 7.1. A T-S-T DS-0 switch with DS-1 line interface.
Background image of page 6
7 Only the basic rate is allowed Limitation #1
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 Multirate channels n × basic rate, n = integer < # slots in a frame Achieved by Inverse Multiplexing Multirate Circuit Switching (i) Resequencing. At backend of a basic rate switch (ii) Use a multirate circuit switch
Background image of page 8
9 INV MUX Network 256 kbps INV DEMUX 256 kbps Network not aware inv. mux is being used. 4 DS-0 channels Inverse Multiplexing (at network level)
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10 Network Multirate Switch n x 60 kbps -switching 256 kbps 256 kbps N × basic rate Multirate Switching
Background image of page 10
11 (a) Using basic rate switch to switch multirate connections T-S-T T-S-T T-S-T T-S-T T-S-T T-S-T T-S-T T-S-T T-S-T An interconnection of T-S-T switch modules Resequencing necessary Frame alignment delay Three slots of the same connection in a frame
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
12 T-S-T T-S-T T-S-T T-S-T T-S-T T-S-T T-S-T T-S-T T-S-T Switch the time slots of the same connection as a bundle along the same path (b) Using multirate switch to switch multirate connections Resequencing unnecessary
Background image of page 12
13 Limitation #2: Need to recognize logical relationship among time slots. Limitation #3: Only rates that are multiples of basic rate allowed. Limitation (continue)
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
14 New Problem : Contention Resolution – New Advantage : Statistical MUX Remove the Frame Structure!
Background image of page 14
15 Packet switching as a way to build a “programmable” network Header --- Instructions in computers SS7 network
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
16 Processing delay; switching delay; queuing delay (at input, output, or inside the switch fabric, depending on the architecture); transmission delay at each switch node Network Source Destination Adaptation delay ( processing and waiting ); queuing delay after adaptation Propagation delay at each link in the network Adaptation delay (processing and delay compensation using buffer) Fig. 7.3. Delay components of cells from source to destination.
Background image of page 16
17 Adaptation Delay at the source * Segmentation * Assembly
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 18
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/08/2010 for the course IEG IEG4020 taught by Professor Fengshen during the Spring '10 term at CUHK.

Page1 / 73

07 - Chapter 7 Basic Concepts of Broadband Communication...

This preview shows document pages 1 - 18. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online