Tutorial 11

Tutorial 11 - IERG4020 Tutorial 11 FENG Shen 1 SYNCHRONOUS...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
IERG4020 Tutorial 11 FENG Shen 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
SYNCHRONOUS TRANSFER MODE 2
Background image of page 2
Synchronous transfer mode STM: Time-division multiplexing (TDM). Limitations: 1. Can only offer the basic rate transport – 64kbps (DS- 0), 1.5Mbps (DS-1), 45Mbps (DS-3). 2. Although multirate switching is possible, it introduces additional complexity. 3. Channel rate must be an integral multiple of the basic rate. E.g. unable to realize 100kbps or 2Mbps. 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Synchronous transfer mode An example of STM: a T-S-T DS-0 switch Frame size is fixed (by basic rates). Destination of a packet is determined by its position (time slot in a frame). 4 DS-0 Switch TSI TSI TSI 1 2 3 TSI TSI TSI DS-1 line (1,3) (3,2) Time slot DS-1 frame Frame boundary ( i , j ) : The time slot is destined for time slot j of output i .
Background image of page 4
Problem 7.1 In Chapter 2, we had solved similar problems (but without multiplexing). The answer was n 1 + n 2 -1. Idea: Select a specific input and a specific output. Assume all other input/output links are occupied. 5
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Problem 7.1 - Fig 7.2(b) Several time slots of a frame are routed by the same middle-stage switch. 6 T-S-T Switch the time slots of the same connection as a bundle along the same path Fig 7.2 (b) Using multirate switch to switch multirate connections Resequencing unnecessary
Background image of page 6
Problem 7.1 A time slot in a frame of a middle-stage or output module can come from any time slot of any frame of any input module.
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/08/2010 for the course IEG IEG4020 taught by Professor Fengshen during the Spring '10 term at CUHK.

Page1 / 26

Tutorial 11 - IERG4020 Tutorial 11 FENG Shen 1 SYNCHRONOUS...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online