Lec_37_ESC102N_FF

Lec_37_ESC102N_FF - . . : . clock applied with m synchronis...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
11/2/2010 Lecture 37 1 Example on D Flip Flop D CLK 3 4 2 5 CLK D F F Q Q 6 Q pulse clock by delayed Q 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
11/2/2010 Lecture 37 2 Example on D Flip Flop KHz 1 0 D CLK 3 4 2 5 CLK D F F Q Q 6 Q Hz 500
Background image of page 2
11/2/2010 Lecture 37 3 Example on J K Flip Flop J CLK 3 4 2 5 6 K Q 0
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
11/2/2010 Lecture 37 4 Example on J K Flip Flop J CLK 3 4 2 5 6 K Q 0
Background image of page 4
11/2/2010 Lecture 37 5 Asynchronous Counter
Background image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: . . : . clock applied with m synchronis in states change not do Flops Flip Hence Flop Flip next of clock drives Flop Flip each of output counter us asynchrono In clock Digital say n Applicatio pulses clock counts which circuit a is Counter...
View Full Document

This note was uploaded on 12/08/2010 for the course EE ESC102 taught by Professor A.r.harish during the Spring '10 term at IIT Kanpur.

Page1 / 5

Lec_37_ESC102N_FF - . . : . clock applied with m synchronis...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online