problem4-74 - PROBLEM 4.74 KNOWN Silicon chip mounted in a...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
PROBLEM 4.74 KNOWN: Silicon chip mounted in a dielectric substrate. One surface of system is convectively ooled while the remaining surfaces are well insulated. c F IND: Whether maximum temperature in chip will exceed 85 ° C. SCHEMATIC: ASSUMPTIONS: (1) Steady-state conditions, (2) Two-dimensional conduction, (3) Negligible contact resistance between chip and substrate, (4) Upper surface experiences uniform convection oefficient, (5) Other surfaces are perfectly insulated. c ANALYSIS: Performing an energy balance on the chip assuming it is perfectly insulated from the substrate, the maximum temperature occurring at the interface with the dielectric substrate will be, ccording to Eqs. 3.43 and 3.46, a () 73 22 max 2 c q H/4 q H/4 10 W/m 0.003 m 0.003 m T T 20 C 80.9 C. 2k h 2 50 W/m K 500 W/m K =+ + = + + = ×⋅ DD ±± Since T max < 85 ° C for the assumed situation, for the actual two-dimensional situation with the onducting dielectric substrate, the maximum temperature should be less than 80 ° C. c Using the suggested grid spacing of 3 mm, construct the nodal network and write the finite-difference equation for each of the nodes taking advantage of symmetry of the system. Note that we have chosen to not locate nodes on
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/07/2010 for the course MAE Heat Trans taught by Professor Lee,j.s. during the Spring '10 term at Seoul National.

Page1 / 3

problem4-74 - PROBLEM 4.74 KNOWN Silicon chip mounted in a...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online