This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: View some statistics of the model sir_stats testbench.sir sir_stats -a testbench.sir Generate a hierarchy tree of the model sir_tree -blt testbench.sir Generate a clean single-file SpecC model scc testbench sir2sc vv sn sl psi o testbench_gen.sc Or simply: make testbench_gen.sc vi testbench_gen.sc EECS222C: SoC Software Synthesis Assignment 3 (c) 2010 R. Doemer 2 EECS222C: SoC Software Synthesis, Assignment 3 (c) 2010 R. Doemer 3 Assignment 3 3. Is there any parallelism specified in the model? If so, where? Find all behaviors that execute in parallel For each parallel behavior, note the name of the parent behavior the names of the parallel child behaviors Deliverables Names of concurrent parent behaviors Names of parallel executing child behaviors Due by Friday, Oct 22, 2010, at noon by email to firstname.lastname@example.org with subject EECS222C HW3...
View Full Document
This note was uploaded on 12/13/2010 for the course ELECTRICAL EECS 222C taught by Professor Doemer,r during the Fall '10 term at UC Irvine.
- Fall '10