Assignment5 - EECS222C: SoC Software Synthesis Assignment 5...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
EECS222C: SoC Software Synthesis Assignment 5 (c) 2010 R. Doemer 1 EECS222C: SoC Software Synthesis, Assignment 5 (c) 2010 R. Doemer 1 Assignment 5 1. Profile your MP3 Decoder model in SCE (continued from previous assignment) Load your MP3 project in SCE Project->Load “mp3.sce” Load your design model into SCE File->Import “testbench.sc” Project->AddDesign Right-click on testbench.sir in the project window, and Rename the model to Spec Compile and simulate your model in SCE Validation->Compile Validation->Simulate Profile your MP3 decoder in SCE Validation->Profile EECS222C: SoC Software Synthesis, Assignment 5 (c) 2010 R. Doemer 2 Assignment 5 2. Analyze your Profiling Results Use the graphical bar charts to compare the complexity of the behaviors in your MP3 decoder In the hierarchy browser, select behaviors of interest (use CTRL-LeftClick to select/deselect) RightClick->Graphs->Computation Determine the most-critical behaviors
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 12/13/2010 for the course ELECTRICAL EECS 222C taught by Professor Doemer,r during the Fall '10 term at UC Irvine.

Page1 / 2

Assignment5 - EECS222C: SoC Software Synthesis Assignment 5...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online