Lec3-09 - Lec3 Instruction overview Simple Example: Shift...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Lec3 Instruction overview Simple Example: Shift Data to the left General format of instruction: Instruction destination , source , source
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 ARM instruction set • Fully 32-bit instruction set in native operating mode • 32-bit long instruction word • All instructions are conditional • Normal execution with condition AL (always) • For a RISC-processor, the instruction set is quite diverse with different addressing modes • Instruction word length 32-bits • 36 instruction formats
Background image of page 2
3 ARM instruction set • All instructions are conditional • In normal instruction execution (unconditional) condition field contents of AL is used (Always) • In conditional operations one of the 14 available conditions is selected • For example, instruction known usually as BNZ in ARM is NE (Z-flag clear) conditioned branch-instruction Conditional Execution * Most instruction sets only allow branches to be executed conditionally. •However by reusing the condition evaluation hardware, ARM
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 8

Lec3-09 - Lec3 Instruction overview Simple Example: Shift...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online