Digital Logic Design-ch6 2010

Digital Logic Design-ch6 2010 - Counter with unused states...

Info iconThis preview shows pages 1–13. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Registers and Counters Chapter 6 Steve Oldridge Dr. Sidney Fels Topics • Registers • Shift Registers • Ripple Counters • Synchronous Counters • Other Counters • HDL • Register – Group of flip-flops – n-bits (1 per flip-flop) – n-bits of binary • Counter – Register with a fixed function
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 4-bit register Parallel Load
Background image of page 2
3 Shift Registers Serial Transfer Serial Transfer Example
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Serial Adder State Table Serial Adder Circuit
Background image of page 4
5 Universal Shift Register • Clear • Clock • Shift Right • Shift Left • Parallel load • n Parallel Outputs • Control Universal Shift Register Shift Register Controls
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Ripple Counters Ripple Counter Timing Diagram Close Up
Background image of page 6
7 Counting Sequences State Diagram of BCD counter BCD Ripple Counter
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 Three decade counter Synchronous Counters Binary Up Down Counter
Background image of page 8
9 BCD Synchronous Counter State Table 4-bit Binary Counter
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10 Function of the Counter BCD Counter
Background image of page 10
11 Other types of Counters
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 12
Background image of page 13
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Counter with unused states Ring Counter 12 Ring Counter Johnson Counter Johnson Counter 13 HDL Binary Counter module Binary_Counter_4_Par_Load ( output reg [3:0] A_count, // Data output output C_out, // Output carry input [3:0] Data_in, // Data input input Count, // Active high to count Load, // Active high to load CLK, // Positive edge sensitive Clear // Active low ); assign C_out = Count & (~Load) & (A_count == 4'b1111); always @ (posedge CLK, negedge Clear) if (~Clear) A_count <= 4'b0000; else if (Load) A_count <= 4'b0000; else if (Count) A_count <= A_count + 1'b1; else A_count <= A_count; // redundant statement endmodule Registers & Counters Review Register Group of flip-flops D, J/K,T Counter Register with a fixed function Ripple Counter Parallel Load Ring Counter Johnson Counter...
View Full Document

Page1 / 13

Digital Logic Design-ch6 2010 - Counter with unused states...

This preview shows document pages 1 - 13. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online