Digital Logic Design-ch7 2010

Digital Logic Design-ch7 2010 - Memory and Programmable...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Memory and Programmable Logic Chapter 7 Steve Oldridge Dr. Sidney Fels Topics • Random Access Memory (RAM) • Memory Decoding • Read-Only Memory (ROM) • Programmable Logic Array • Programmable Array Logic • Sequential Programmable Devices Memory • RAM – Write and Read from the system • ROM – Read from the system – Written during configuration • Programmable Logic Device – ROM – PLA – FPGA
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Random Access Memory Memory Content • Read – Set the binary address lines – Activate the Read signal • Write – Set the binary address lines – Set the input – Activate Write
Background image of page 2
3 Memory Control HDL Memory Timing Waveforms
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Timing Waveforms (Read) Types of Memories • Sequential Access Memory • Static RAM – Latches store the values • Dynamic RAM – Electric charge stored on capacitors – Capacitors must be periodically refreshed • ROM – Nonvolatile memory Binary Memory Cells
Background image of page 4
5 4x4 RAM Coincident Decoder Address Multiplexing
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 19

Digital Logic Design-ch7 2010 - Memory and Programmable...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online