14 - 22-Sep-10—3:27 PMRegisters, ALU, Asynch,...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 22-Sep-10—3:27 PMRegisters, ALU, Asynch, Synch1University of Florida, EEL 3701 – File 14© Drs. Schwartz & ArroyoEEL 3701EEL 3701Menu• RegistersLook into my ...>Storage Registers>Shift Registers• More LSI Components >Arithmetic-Logic Units (ALUs)> Carry-Look-Ahead Circuitry (skip this)Asynchronous versus Synchronou1University of Florida, EEL 3701 – File 14© Drs. Schwartz & Arroyo• Asynchronous versus SynchronousEEL 3701EEL 3701QQ+D TSRJKExcitation Tables (Bonus Slide)•Q+=D•Q+=D•Q+=DXX11111X111X1111XX•Q+=D2University of Florida, EEL 3701 – File 14© Drs. Schwartz & Arroyo•Q+=TQ' + T'Q•Q+=TQ' + T'Q•Q+=S + R' Q •Q+=TQ' + T'Q•Q+=S + R' Q •Q+=J Q' + K' Q22-Sep-10—3:27 PMRegisters, ALU, Asynch, Synch2University of Florida, EEL 3701 – File 14© Drs. Schwartz & ArroyoEEL 3701EEL 3701RegistersA Storage RegisternnDOCLKSee also Lam FigA collection of FFs designed CLRSee also Lam Fig 5.24 (on next several pages),Mano Fig 5.1Commercially available models74’273, 74’378, 74’163A register is a device that conceptually performs the functions:LOAD, READ, DO NOTHING, DISABLEnnto work as a unit (in parallel).3University of Florida, EEL 3701 – File 14© Drs. Schwartz & ArroyoWe can think of themas a bank of n D-FFs.nCLKREADnnLOADnDQQDo notuse this!!! A gated-clockEEL 3701EEL 37018-bit Storage Register with Master Reset (74’273) Lam Fig 5.244University of Florida, EEL 3701 – File 14© Drs. Schwartz & ArroyoThe 74’573 is a similar circuit with a different pinout22-Sep-10—3:27 PMRegisters, ALU, Asynch, Synch3University of Florida, EEL 3701 – File 14© Drs. Schwartz & ArroyoEEL 3701EEL 37018-bit Storage Register with Master Reset and Output Enable (74’373) OE LE DiQ+iL-QiL1L1115University of Florida, EEL 3701 – File 14© Drs. Schwartz & ArroyoH--ZEEL 3701EEL 37018-bit Storage Register with Master Reset and Output Enable (74’573) OE LE DiQ+iL-QiL1L111A106University of Florida, EEL 3701 – File 14© Drs. Schwartz & ArroyoH--Z22-Sep-10—3:27 PMRegisters, ALU, Asynch, Synch4University of Florida, EEL 3701 – File 14© Drs. Schwartz & ArroyoEEL 3701EEL 3701Octal 3-State Non-inverting Flip-Flop with Output Enable (74’574) 7University of Florida, EEL 3701 – File 14© Drs. Schwartz & ArroyoEEL 3701EEL 37016-bit Storage Register with Enable (74’378) Lam Fig 5.248University of Florida, EEL 3701 – File 14© Drs. Schwartz & Arroyo22-Sep-10—3:27 PMRegisters, ALU, Asynch, Synch5University of Florida, EEL 3701 – File...
View Full Document

This note was uploaded on 01/06/2011 for the course EEL 3701c taught by Professor Gugel during the Spring '05 term at University of Florida.

Page1 / 12

14 - 22-Sep-10—3:27 PMRegisters, ALU, Asynch,...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online