lec8 - CSE 140 Lecture 8 Sequential Networks Professor CK...

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Part II. Sequential Networks (Ch. 3) Memory / Time steps Clock Memory: Flip flops Specification: Finite State Machines Implementation: Excitation Tables x i y i s i y i =f i (S t ,X) s i t+1 =g i (S t ,X) 2
Background image of page 2
Memory Devices Memory Storage Latches Flip-Flops SR, D, T, JK State Tables Characteristic Expressions 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Memory Storage: Capacitive Loads Fundamental building block of other state elements Two outputs: Q , Q No inputs Q Q Q Q I1 I2 I2 I1 4
Background image of page 4
Capacitive Loads Q Q I1 I2 0 1 1 0 Consider the two possible cases: Q = 0: then Q’ = 1 and Q = 0 (consistent) Q = 1: then Q ’ = 0 and Q = 1 (consistent) Bistable circuit stores 1 bit of state in the state variable, Q (or Q’ ) But there are no inputs to control the state Q Q I1 I2 1 0 0 1 5
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
SR (Set/Reset) Latch R S Q Q N1 N2 SR Latch Consider the four possible cases: S = 1, R = 0 S = 0, R = 1 S = 0, R = 0 S = 1, R = 1 6
Background image of page 6
SR Latch Analysis S = 1, R = 0: then Q = 1 and Q = 0 S = 0, R = 1: then Q = 0 and Q = 1 R S Q Q N1 N2 0 1 R S Q Q N1 N2 1 0 7
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
SR Latch Analysis S = 1, R = 0: then Q = 1 and Q = 0 S = 0, R = 1: then Q = 0 and Q = 1 R S Q Q N1 N2 0 1 1 0 1 0 R S Q Q N1 N2 1 0 0 1 0 1 8
Background image of page 8
SR Latch Analysis
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 10
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/07/2011 for the course CSE 140 taught by Professor Rosing during the Spring '06 term at UCSD.

Page1 / 28

lec8 - CSE 140 Lecture 8 Sequential Networks Professor CK...

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online