T2A_solution

T2A_solution - b Perform A-B using binary addition[i.e A-B Is the result correct c Perform B-A using binary subtraction Is the result correct d

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
. Engr 356 Basic Computer Architecture Test #2 (1 1-17-2010) , . \ Name NOTE: Be sure to label all sienals Reduce the number of circuit elements used is always an implied reauirement for all design oroblems 1. Design a typical stage of a comparator using a decoder and a logic gate, if needed. The comparator compares two Cbit unsigned binary numbers, A and B, and produces an output, f, equal to 1 if AZB. Show the interconnections of 4 such stages &ou may use a simple box to represent each stage of the comparator here but make sure to show all inputs and outputs) to form a Cbit comparator. Make sure to provide the value of the initial "cany" input and show the output, f. 2. Implement the logic function, F = (B'+C)'@(A'D)[email protected], using only 4-input MU& and one inverter, if needed. 1 io t 1 . . . i loo 1 e I rD1 D .~ I 1 ~ I - IIIO (I! I I P 0
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
3. Let A =-21 and B = +43 be two signed decimal numbers. a) Express A and B in signed binav number format (with negative numbers in the 2's complement form)
Background image of page 2
Background image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: b) Perform A-B using binary addition [i.e., A + (-B)]. Is the result correct? c) Perform B-A using binary subtraction. Is the result correct? d) Obtain the result of performing two arithmetic right shifts to the number A 4. The diagram below is a "typical stage i" of a register (with its neighboring stage i-1 shown in the dashed box). Analyze the circuit by going through sequential circuit analysis procedures including combinational analysis, state transition and state table, and state diagram. What operations can this register perform? Clock c-i 5 . Design a variable length upidown counter using JK FFs and NAND gates. The control input, K, controls the length and direction of the count: If K=O, the counting sequence is 0,1,0,1, .... If K=l, the sequence is 3,2,1,3,2,1, .... The next state of any invalid state-input combination shouldgo to 1. Show all design steps starting with a state diagram. I clock...
View Full Document

This note was uploaded on 01/11/2011 for the course ENGR 356 taught by Professor Valverde during the Fall '08 term at S.F. State.

Page1 / 3

T2A_solution - b Perform A-B using binary addition[i.e A-B Is the result correct c Perform B-A using binary subtraction Is the result correct d

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online