This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: x . State Assignment State Assignment S0 000 S4 100 S1 001 S5 101 S2 010 S6 110 S3 011 S7 111 a. Use Moore machine to design a state diagram that describe the operation of the counting circuit. b. Tabulate a state table from (a). c. Use JK flipflop(s) and other necessary logic gates to design the counting circuit. Circuit is not required. d. Devise a simple circuit from the output circuit of part (c) to produce an even parity bit according to the received three consecutive bits. 5. A sequential logic circuit with one input and one output is used to stretch the first two bits of a 4bit sequence as follows: Input, x Output, y XX 00 00 1 XX 00 11 1 XX 11 00 1 1 XX 11 11 The circuit will ignore the third and fourth bits of the input sequence. After every four bits, the circuit resets. (i) Draw a Mealy machine to describe the behavior of this sequential circuit. (ii) Obtain a state table for the circuit (minimum of 7 states)....
View
Full
Document
This note was uploaded on 01/11/2011 for the course EE 2000 taught by Professor Vancwting during the Fall '07 term at City University of Hong Kong.
 Fall '07
 VanCWTing

Click to edit the document details