{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Tutorial 7 - EE 2000 Logic Circuit Design Semester A...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 2000 Logic Circuit Design, Semester A, 2007/08 Tutorial 7 The questions are divided into two levels. Level 1 is the basic level question. You should be able to answer them after completing the lecture. Level 2 is the advanced level question. You may have to take a research before answering them. Please be prepared before the tutorial. Level 1 Question 1: (Check point of the lecture) Given a function f ( a, b, c, d ) = Σ m (0, 1, 2, 4, 5, 7, 9, 10, 11, 13, 14, 15) to you, (a) Implement the above function using a 4-to-16-line decoder and an OR gate (b) The above function has a long list of minterms, it requires an OR gate with a large number of inputs. If we still want to use decoder, instead of logically summing up the long list of minterms, can you suggest a better way to implement the function? Question 2: (Check point of the lecture) Implement the function f ( a, b, c, d ) = Σ m (1, 2, 5, 7, 9, 11, 13) using (a) A 8-to-1-line multiplexer and a NOT gate only (Hints: Tabulate the outputs of f in a truth table, and then assign variables a , b and c as selection inputs of the MUX)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 2

Tutorial 7 - EE 2000 Logic Circuit Design Semester A...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon bookmark
Ask a homework question - tutors are online